Apple GPU Physical Design Clocking Engineer in Austin, Texas
GPU Physical Design Clocking Engineer
We value a successful track record in all aspects of ASIC integration including Floorplanning, Clock and Power distribution, global signal planning, I/O planning and hard IP integration.
Experience planning, implementing, and analyzing high-speed clock distribution networks from the root to leaf. Exposure to different strategies for clock distribution including balanced trees, mesh, and forwarded clocks.
Your practical knowledge with hierarchical design approach, top-down design, budgeting, timing and physical convergence will be an asset. Ability to comprehend the needs of Functional and Test clocking requirements in to design.
Proven ability to use critical clock metrics revolving around latency, skew and variation to prevent and solve sophisticated cross-hierarchy clocking issues.
Showcase your experience on the design and integration of clocking IP from both internal and external vendors and be able to specify and drive IP requirements in the physical domain.
Your depth of expertise with large SoC designs (>20M gates) with frequencies in excess of 1GHz utilizing state of the art technologies will serve you well.
Experience planning and crafting test structures to evaluate clocking functionality and performance post Silicon. Background in engaging with Test teams pre/post Silicon to debug and analyze problems from a clocking perspective.
From a CAD tool perspective, experience with Floorplanning tools, P&R flows, global timing verification is required. Further, experience with SPICE simulation/analysis and Physical Design Verification Flows is a plus.
Work closely with the RTL/FE teams to understand chip architecture and drive clocking aspects early in design cycle. Drive best in class clocking construction and solutions for performance, power and Area (PPA). Collaborate to drive clocking methodologies and “best known methods” to streamline PD work, come up with guidelines and checklists, drive execution, and supervise progress. Be focal point for all things clocking, set goals and breakthroughs, plan short and long-term work, understand dependencies between different domains like top, STA, block place and route. Lead and resolve design and flow issues related to physical design, identify potential solutions and drive execution. Are you a confident problem solver who thrives under pressure to find new, creative solutions? Are you ready to help chart the future of Apple's ecosystem? If so, we are excited to hear from you!
Education & Experience
MSEE or equivalent is required
Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant (Opens in a new window) .
Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants. United States Department of Labor. Learn more (Opens in a new window) .
Apple will consider for employment all qualified applicants with criminal histories in a manner consistent with applicable law. If you’re applying for a position in San Francisco, review the San Francisco Fair Chance Ordinance guidelines (opens in a new window) applicable in your area.
Apple participates in the E-Verify program in certain locations as required by law. Learn more about the E-Verify program (Opens in a new window) .
Apple is committed to working with and providing reasonable accommodation to applicants with physical and mental disabilities. Apple is a drug-free workplace. Reasonable Accommodation and Drug Free Workplace policy Learn more (Opens in a new window) .
- Apple Jobs